

PATENT
11564.0042.NPUS00
(LBRE:042)

APPLICATION FOR UNITED STATES LETTERS PATENT

for

METHODS FOR APPARATUS FOR TRANSFER CONTROL AND
UNDERVOLTAGE DETECTION IN AN AUTOMATIC TRANSFER SWITCH

by


Elliot Hohri

EXPRESS MAIL MAILING LABEL

NUMBER EL 831787394 US

DATE OF DEPOSIT October 22, 2001

I hereby certify that this paper or fee is being deposited with the United States Postal Service
"EXPRESS MAIL POST OFFICE TO ADDRESSEE" service under 37 C.F.R. 1.10 on the date
indicated above and is addressed to: Assistant Commissioner for Patents, Washington D.C. 20231.



Signature

BACKGROUND OF THE INVENTION

The simplest mechanical automatic transfer switch comprises a single form C relay. It is desirable to have the relay switch quickly to minimize the power disruption to the load. However, rapid relay switching creates a possible shoot-through problem, *i.e.*, an arc will form between the opening contacts, and if this arc is still conducting when the closing contacts close, a current path is created between the two input sources, shorting them together through the arc.

This problem was addressed in, for example, U.S. Patent 4,811,163 which discloses the use of solid state snubbers in parallel with two mechanical form A or form B relays, with the relays used to accomplish the transfer. The arc is quenched by the solid state snubbers in parallel with the opening switch contact. Conversely, the present invention uses a relay in series with the contact for arc quenching rather than a parallel snubber. Furthermore the control circuit timing used in the present invention has significant advantages over the control circuit disclosed in the '163 Patent. The control circuit of the '163 Patent uses a pair of solid state switches to short the inputs together if one fails or is fired by noise or a failure of the drive circuit. This creates a potential backfeed problem, *i.e.*, if one of the inputs is unplugged, a person touching the power pins on the end of the cord could be shocked by power coming from the other source. Furthermore, if both circuits are powered, a catastrophic short circuit would result. These safety problems render the system disclosed in the '163 Patent unacceptable under UL safety standard UL1950. Conversely, the system of the present invention meets these safety requirements.

An additional challenge facing designers and users of automatic transfer switches is detecting a failure of the primary source, so that a transfer to the secondary source can be initiated. A typical technique is to extract the level of the AC signal as a DC signal and compare it to a fixed DC reference. Most of the known techniques for detecting the level of an AC signal by converting it to a DC signal require long time constant filters to remove the AC component of the signal. Digital voltmeters, for example, use either a rectifier or an RMS to DC converter followed by a long time constant, low pass filter to smooth the ripple. These long time constant filters have long delays that are

1 unacceptable in a transfer switch application, which must detect an AC signal failure in a
2 quarter cycle or less.

3 One known technique to avoid this problem is to use a computer chip to compare
4 the voltage in real time to an ideal sine wave reference signal calculated by the CPU. A
5 transfer is initiated if the voltage deviates from the ideal sine wave by more than a
6 predetermined amount. One shortcoming of this technique is that a dead band exists
7 around the zero crossings of the voltage waveform. Because the source voltage is nearly
8 zero during this portion of the cycle, it is difficult to differentiate between the normal
9 waveform zero crossing and a source failure. One prior art solution to this problem has
10 been to wait a sufficient time until it is known that the voltage is supposed to be higher.
11 If the voltage has not risen, a failure has occurred. In addition to the undesirable delay, an
12 additional disadvantage of this technique is that it requires a CPU, with the associated
13 complexity, noise and reliability problems.

14 Conversely, the automatic transfer switch of the present invention solves this
15 problem by tracking the slope of the AC signal in addition to its magnitude. Because the
16 slope of a sine wave is highest at the zero crossings, the slope signal is strongest at
17 exactly the same point where the magnitude signal is weakest. Therefore, adding the
18 magnitude and slope creates a signal that reliably and quickly indicates a voltage source
19 failure at all points along the waveform.

20 21 SUMMARY OF THE INVENTION

22 One feature of the present invention is a relay sequencing scheme that prevents
23 undesirable cross-conduction between the two input AC sources of an automatic transfer
24 switch. Cross-conduction is caused by contact arcing that starts when the relays of one
25 source are opened and continues after the relays of a second source are closed. The
26 present invention solves this problem by placing an extra set of relays in series with an
27 upstream of the main transfer relay. The extra relays independently control switching of
28 the inputs. Because the inputs are switched independently, a time delay may be
29 introduced between the opening of the first set of contacts and the closing the other set,
30 thereby allowing sufficient time for the arcing to stop and preventing the undesirable
31 cross-conduction between the two sources.

1 Another feature of the present invention is a fast detection technique for sensing
2 an under voltage condition in an AC signal and, more generally, for extracting the
3 envelope of an AC signal. The technique involves adding the signal with a phase shifted
4 version of itself, converting the summed signal to a DC level through a non-linear
5 process, *e.g.*, rectifying or squaring, and then comparing the DC level to a fixed
6 threshold.

8 BRIEF DESCRIPTION OF THE DRAWINGS

9 Fig. 1 is an elementary diagram of an automatic transfer switch in accordance
10 with the present invention.

11 Fig. 2 is a timing diagram illustrating the switch timing of an automatic transfer
12 switch in accordance with the present invention.

13 Fig. 3 illustrates a three phase rectified delta source failure detection circuit,
14 known in the prior art.

15 Fig. 4 illustrates a three phase rectified wye source failure detection circuit,
16 known in the prior art.

17 Fig. 5 illustrates a three phase rectified then summed delta source failure detection
18 circuit.

19 Fig. 6 illustrates a three phase rectified then summed wye source failure detection
20 circuit.

21 Fig. 7 illustrates a three phase squared then summed delta source failure detection
22 circuit, in accordance with the present invention.

23 Fig. 8 is a single phase rectified then summed quadrature source failure detection
24 circuit in accordance with the present invention.

25 Fig. 9 is a single phase squared then summed quadrature source failure detection
26 circuit in accordance with the present invention.

27 Fig. 10 is a three phase quadrature per phase source failure detection circuit in
28 accordance with the present invention.

29 Fig. 11 is a three phase delta rectified then summed partial quadrature source
30 failure detection circuit in accordance with the present invention.

1 Fig. 12 is a three phase delta squared then summed partial quadrature source
2 failure detection circuit in accordance with the present invention.

3 Fig. 13 is a three phase delta rectified partial quadrature source failure detection
4 circuit in accordance with the present invention.

5 Fig. 14 is a single phase rectified then summed quadrature all pass derived source
6 failure detection circuit in accordance with the present invention.

7 8 DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

9 An automatic transfer switch in accordance with the present invention is
10 illustrated in Fig. 1. Automatic transfer switch 7 connects first alternating current ("AC")
11 voltage source 3 and second AC voltage source 4 to load 2. For purposes of the
12 following discussion, first AC voltage source 3 will be referred to as the primary source
13 and AC voltage source 4 will be referred to as the secondary source. Under normal
14 conditions, *i.e.*, when primary source 3 is available, transfer switch 7 will connect
15 primary source 3 to load 2. If primary source 3 fails, transfer switch 7 will automatically
16 and rapidly connect second source 4 to load 2 to prevent disruption of power to load 2.

17 Automatic transfer switch 7 comprises switch 1, illustrated as a form C relay, as
18 the primary transfer element. To minimize power disruption to the load, it is desirable
19 that switch 1 switch as rapidly as possible upon failure of the normal source. However,
20 rapid switching of switch 1 creates a potential shoot through, *i.e.*, cross-conduction,
21 problem. Because of inductance in the system, when switch 1 opens the connection
22 between source 3 and load 2, an arc may strike between the switch contacts. If this
23 arcing is still present when the switch 1 closes connecting the standby source 4 to load 2,
24 undesirable cross-conduction between the two sources will result.

25 According to the present invention, a solution to this cross-conduction problem is
26 to use a form A (or form B) relay in series with each source. Turning again to Fig. 1,
27 switch 5 is series connected between primary source 3 and switch 1. Similarly, switch 6
28 is series connected between secondary source 4 and switch 1. Upon failure of normal
29 source 3, switch 5 is opened at the same time form C switch 1 is changing states. After
30 switch 1 has changed states, switch 6 closes thereby completing the circuit from
31 secondary source 4 to load 2. A delay is interposed before closing switch 6 to guarantee

1 that a voltage zero crossing occurs between the opening of switch 5 and the closing of
2 switch 6. This zero crossing insures any arc across switch 1 will die out before secondary
3 source 4 is connected.

4 There are multiple alternatives for determining the delay to be interposed before
5 closing switch 6. One approach is to use a fixed time delay equal to one-half cycle of the
6 AC input voltage. A one-half cycle delay guarantees that there will be a zero crossing
7 during the delay interval. The arcing will stop no later than the zero crossing and, thus,
8 will have stopped before relay 6 closes.

9 Another approach to determining the delay before switch 6 may be closed is to
10 sense the arc and close switch 6 as soon the arcing stops. This can be done in one of
11 three ways. The first is to monitor the current through switch 1 and close after a zero
12 crossing. A second way is to monitor the voltage across switch 1 and close after a zero
13 crossing. A third method is to monitor the voltage across switch 1 and close after a high
14 voltage is detected. Of the latter alternatives, it is preferable switch after a voltage zero
15 crossing because the arc will be quenched at the zero crossing. Conversely, a high
16 voltage will not be detectable until some fraction of a cycle after the zero crossing.

17 Still another alternative technique for determining when switch 6 may be closed is
18 to use a combination of the two methods discussed above, *i.e.*, sensing the arc but
19 transferring after one-half cycle even if a "no arc" reading has not been detected.

20 A timing diagram illustrating switching of transfer switch 7 is given in Fig. 2. At
21 a first time t_1 , the switch from primary source 3 to secondary source 4 begins. At time t_1 ,
22 transfer switch 1 switches from primary source 3 to secondary source 4. At the same
23 time, relay 5 is opened to prevent arcing across transfer switch 1. After a delay time t_d
24 that extends from t_d to t_2 , switch 6 is closed connecting secondary source 4 to load. Fig. 2
25 also illustrates a retransfer to the primary source, beginning at time t_3 . First, Switch 1
26 transfer from secondary source 4 to primary source 3. Simultaneously, switch 6 is
27 opened to prevent arcing across switch 1. After a delay time t_d , which ends time t_4 ,
28 switch 5 is closed reconnecting to load 2 to primary source 3.

29 Another problem of existing automatic transfer switches is that of rapidly
30 detecting a source failure so that a secondary source may be connected quickly,
31 minimizing load disruption. Various circuits and techniques are known for detecting a

1 source failure of using the source voltage waveform. One such circuit is illustrated in
2 Fig. 3a. The circuit detects a failure of delta connected three phase voltage source 301.
3 Figure 3b shows the line to line voltages produced by source 301: V_{AC} 311, V_{CB} 312 and
4 V_{BA} (313).

5 Source 301 is connected to the input of three phase bridge rectifier 303. The
6 output of rectifier 303 is connected to the input of differential amplifier 304, which
7 converts the rectified sinusoidal produced by rectifier 303 to a DC voltage signal that is
8 referenced to ground. If source 301 is operating normally, the output of differential
9 amplifier 304 will be rectified sinusoid 314. The rectified sinusoid 314 is input to
10 comparator 305, which compares the rectified sinusoid to DC reference source 306. The
11 voltage of reference source 306 is the threshold voltage for failure detection. The
12 detection threshold is chosen as 85% of the minimum value of rectified sinusoid 314. If
13 the instantaneous output voltage of differential amplifier 304 drops below voltage of
14 reference source 306, *i.e.*, voltage level 315, then the output 307 of comparator 305 will
15 go to a logic high signal indicating a failure of source 301.

16 The detection circuit illustrated in Fig. 3 also includes switch 302 connected in
17 one phase of the circuit between source 301 and rectifier 303. Opening switch 302,
18 simulates a single phase failure of source 301. A single phase failure of source 301
19 changes the output of differential amplifier 304 from rectified sinusoid 314 to pure
20 sinusoid 316. Comparator 305 will transition to a logical high output when the
21 instantaneous voltage of signal 316 drops below the DC detection threshold 315.

22 To determine the maximum time between failure of source 301 and detection of
23 the failure by a transition on output 307, it is necessary to determine the maximum time
24 required for the instantaneous voltage of differential amplifier 304 output signal 316 to
25 drop below the voltage of reference 306, *i.e.*, detection threshold 315. The longest
26 detection time will result if the failure occurs when voltage waveform 316 has just passed
27 above detection threshold 315, identified as to in Fig. 3c. The failure of source 301 will
28 be detected at time t_2 when signal 116 again drops below detection threshold 315. The
29 elapsed time between t_1 and t_2 , which is the maximum detection time, is 0.237 cycles of
30 the source AC waveform. For a 60 Hz system, this time is approximately 3.95
31 milliseconds. For a 50 Hz system, the time is 4.74 milliseconds.

1 The detection circuit of Fig. 3 may be adapted for use with a wye connected
2 source as illustrated in Fig. 4. The circuit comprises wye-connected, three phase source
3 401, connected to the input of three phase rectifier 403. The output of rectifier 403 is
4 connected to the input of comparator 405, which compares the rectifier output signal to
5 DC reference source 406. Operation of this circuit is basically the same as the circuit
6 discussed above. The maximum time required to detect a source failure is also the same,
7 *i.e.*, 0.237 cycles of the AC waveform.

8 A variation on the detection circuits described above is illustrated in Fig. 5a.
9 Each phase of three phase delta connected source 501 is connected to a differential
10 amplifier 504 to isolate the individual phase voltages. The isolated phase voltage are
11 rectified by full wave rectifiers 503. The three rectifier output waveforms are added
12 together by summing amplifier 508. The output of summing amplifier 508 is connected to
13 a first input of comparator 505. Voltage signal 509, shown in Fig. 5b, is the output of
14 summing amplifier 508 when source 501 is operating normally.

15 A second input of comparator 505 is DC reference 506. Voltage signal 510 is the
16 voltage of DC reference 506 and is also the source failure detection threshold. The
17 failure detection threshold is chosen as 85% of the minimum value of detection
18 waveform 509. If one phase of source 501 fails, the output of summing amplifier 508
19 becomes voltage waveform 311. The source failure will be detected when waveform 311
20 drops below detection threshold 510, causing output 507 of comparator 505 to transition
21 to a logic high value.

22 The maximum detection time is required when the failure occurs just after signal
23 311 rises above detection threshold 510, shown at time t_1 . The failure will not be
24 detected until signal 311 falls below threshold level 510, which occurs at time t_2 . The
25 elapsed time between t_1 and t_2 is 0.237 cycles of the AC voltage waveform, the same
26 detection time required by the circuits described above.

27 The detection circuit of Fig. 5 may be adapted for use with a wye connected
28 source, as shown in Fig. 6. Each phase of source 601 is connected to the input of one of
29 full wave rectifiers 603. The outputs of rectifiers 603 are connected to the input of
30 summing amplifier 608. Voltage signal 609, shown in Fig. 6B, is the output of summing
31 amplifier 608 when all phases of source 601 are operating normally.

1 The output of summing amplifier 608 is connected to an input comparator 605.
2 Comparator 605 compares the output of summing amplifier 608 to reference voltage 606.
3 Voltage signal 610 is the DC voltage of reference source 606 and is the source failure
4 detection threshold. If a failure has not occurred, the output voltage of summing
5 amplifier 408 is greater than the voltage of DC reference 606, and comparator 405
6 generates a logic low signal at output 607. If source 601 fails, the output voltage of
7 summing amplifier 608 becomes signal 611, shown in Fig. 6b. When signal 611 drops
8 below the detection threshold 610, comparator 605 will generate a logic high signal at
9 output 607.

10 The maximum time required to detect a failure will occur if the failure occurs at
11 the point where signal 611 rises above detection threshold 610, shown at t_1 . The failure
12 will not be detected until the signal drops below detection threshold 610, which occurs at
13 t_2 . The elapsed time between points t_1 and t_2 is 0.176 cycles, which corresponds to 2.93
14 milliseconds for a 60 Hz system or 3.52 milliseconds for a 50 Hz system. Although the
15 circuit of Fig. 6 exhibits slightly faster detection circuits than the circuits discussed
16 above, this circuit may be used only if a neutral connection is available.

17 Another detection circuit is illustrated in Fig. 7. The circuit of Fig. 7 is suitable
18 for use with a three phase, delta connected source. The detection circuit comprises
19 differential amplifiers 704, squaring circuits 703, summing amplifier 708, DC reference
20 source 706, and comparator 705. Each phase of source 701 connected to an input of one
21 of differential amplifiers 704 to isolate the individual phase voltages. The outputs of
22 differential amplifiers 704 are connected to the inputs of squaring circuits 703. The
23 outputs of the squaring circuits are connected to the inputs of summing amplifier 708,
24 which adds the three voltages. Signal 709 shown in Fig. 7b is the normal output signal
25 for summing amplifier 708. Signal 711 is the output of summing amplifier 708 when one
26 phase of source 701 has failed, which can be simulated by opening switch 702.

27 The output of summing amplifier 708 is connected to a first input of comparator
28 705. The second input of comparator 705 is connected to DC reference 706. Detection
29 threshold 710, shown in Fig. 7b, is the voltage of DC reference 706. As in the other
30 examples, the detection threshold is selected as 85% of the normal detection waveform.
31 If the instantaneous output voltage of summing amplifier 708 output signal is less than

1 the voltage of DC reference 706, the output 707 of comparator 705 will be a logical high
2 value, indicating a failure of voltage source 701.

3 The maximum failure detection time will result when the failure occurs
4 immediately after summing amplifier 708 output signal 711 has risen above detection
5 threshold 710, which occurs at t_1 . The failure will not be detected until signal 711 drops
6 below threshold 710 at time t_2 . The elapsed time between t_1 and t_2 is 0.189 cycles of the
7 AC waveform, which corresponds to 3.15 milliseconds for a 60 Hz system or 3.78
8 milliseconds for a 50 Hz system. This detection time is slightly faster than the methods
9 discussed above. An additional advantage of this circuit is that it produces a DC signal
10 representing the squared envelope of the waveform in real time.

11 The novel detection circuit illustrated in Fig. 8a derives a phase shifted
12 (quadrature) signal using a differentiator (slope) circuit. By including the quadrature
13 signal in the detection circuit, a fault detection time of zero is theoretically possible at all
14 phase angles. However, the differentiation function is inherently noise sensitive.
15 Therefore, in practice it is frequently necessary to follow the differentiator circuit with a
16 low pass filter, which introduces some slight detection delay.

17 The circuit of Fig. 8 comprises single phase AC source 801, differentiator 804,
18 full wave rectifiers 803, summing amplifier 808, comparator 805, DC reference 806 and
19 an optional low pass filter 809. Summing amplifier 808 adds a full-wave rectified
20 version of the output waveform of source 801 to a full-wave rectified version of the
21 derivative of the voltage of source 801. The output of summing amplifier 808 may be
22 passed through optional low pass filter 809.

23 AC waveform 810 is the output of the summing amplifier 808, which is a first
24 input signal for comparator 805. The second input to comparator 805 is reference source
25 806. Failure detection threshold 811 is the voltage of DC reference 806. If the
26 instantaneous output voltage of summing amplifier 808 is less than the voltage of DC
27 reference 806, comparator 805 generates a logic high signal at output 807 to indicate a
28 source failure.

29 The inherent detection delay time of this circuit is zero. If source 801 fails, the
30 sense voltage 810 goes to zero immediately because the input signal and its derivative are
31 zero. The detection delay is also independent of phase angle. As noted above, however,

1 the circuit of Fig. 8 is noise sensitive. Therefore, low pass filtering is generally
2 beneficial, although the filtering does slightly slow detection times from the ideal case.

3 Another novel detection circuit is illustrated in Fig. 9. This circuit is similar to
4 the circuit of Fig. 8, except that the direct and quadrature signals are converted to DC by
5 squaring instead of rectification. As opposed to rectification, squaring the voltage signals
6 theoretically produces a pure DC voltage with no AC ripple. The circuit of Fig. 9
7 produces an instantaneous DC voltage corresponding to the square of the AC signal
8 envelope. The circuit of Fig. 9 does have the noise disadvantage described above,
9 although low pass filters may be added to reduce the noise sensitivity. As with the circuit
10 of Fig. 8, the inherent detection delay time for this circuit is zero.

11 The circuit of Fig. 9 comprises AC voltage source 901, differentiator circuit 904,
12 squaring circuits 903, summing amplifier 908, DC reference source 906 and comparator
13 905. The circuit operates by adding the square of the voltage waveform produced by
14 source 901 to the square of the derivative of the voltage waveform produced by source
15 901. This summed signal is then compared to a DC reference value, and a failure of
16 source 901 is indicated by the output 907 of comparator 905 generating a logical high
17 signal, caused when the summed squared waveforms fall below the DC reference value.

18 If the voltage waveform goes to zero, the sense voltage also immediately goes to
19 zero, independent of phase angle. An additional novel feature of this detection circuit is
20 that it generates an instantaneous DC voltage that is equal to the envelope of the sine
21 wave.

22 The circuit of Fig. 10 extends the circuits of Fig. 8 or 9 to a three phase, wye
23 connected system. The circuit comprises three phase, wye connected source 1001 and
24 includes three copies of the circuit disclosed in Fig. 8 or 9, one copy for each phase. The
25 technique described in conjunction with Fig. 8 or 9 is applied independently to each
26 phase of the three phase circuit. The results are, therefore, the same as described above.
27 The failure detection outputs for each phase are logically "OR'd" together. The circuit
28 thus produces a failure signal if any one or more of the individual phases fails.

29 The circuits described below compromise between the noise sensitivity of the
30 quadrature circuits of Figs. 8, 9 and 10 with the slower detection times of the rectification
31 circuits. These circuits operate by adjusting the ratio of the direct and quadrature signals.

1 The first such combination circuit is illustrated in Fig. 11. Each phase connection
2 of three phase, delta connected source 1101 is connected to the input of one of
3 differential amplifiers 1104, which isolate the individual phase voltages. The isolated
4 phase voltages are input into full-wave rectifiers 1103. The full-wave rectified signals
5 are summed by summing amplifier 1108a. The isolated voltages are fed in parallel into
6 differentiator circuits 1109, and the output of the differentiator circuits are input into full-
7 wave rectifiers 1103', and the rectified derivative signals are summed by summing
8 amplifier 1108b. The summed rectified signals are added to the scaled sum of the
9 rectified differentiator signals by summing amplifier 1108. Scaling is performed by
10 variable mixer 1110, which operates in conjunction with variable DC source 1111. The
11 summed signal output of summing amplifier 1108 is input into comparator 1105, which
12 also receives an input from constant DC reference source 1106. If the output of summing
13 amplifier 1108 is less than the reference source voltage, the comparator generates a
14 logical high signal, indicating a failure of AC source 1101.

15 The circuit of Fig. 11 uses the method 3 discussed above but includes a fraction of
16 the rectified quadrature signal derived in method 6 to make a compromise hybrid
17 approach. The hybrid approach has lower delay times than method 3 but is less
18 susceptible to noise than a full quadrature detection system. Fig. 11b illustrates the
19 relevant waveforms generated by the circuit of Fig. 11 with the ratio of base signal to
20 quadrature signal of 2.5 to 1. Waveform 1112 is the output of summing amplifier 1108
21 with all phases operational, while waveform 1114 is the output of summing amplifier
22 1108 with phase A failed by opening switch 1102. DC waveform 1113 is the DC value
23 of reference 1106. When a failure of the source 1101 occurs, the worst case detection
24 time will result if the failure occurs immediately when waveform 1114 rises above the
25 detection threshold level, which occurs at point 1115. The failure will not be detected
26 until sense waveform 1114 again drops below detection level 1113, which occurs at point
27 1116. The elapsed time between points 1115 and 1116 is 0.157 cycles, which is a
28 significant improvement over the 0.237 cycles required by the non-quadrature method.

29 The ratio of quadrature signal to non-quadrature signal may be adjusted to change
30 the worst case time interval required to detect a failure. The ratio may be optimized by
31 iterative techniques, and it turns out that the optimum ratio is 0.522186. With this ratio

10067139-103201

1 of quadrature signal to normal signal, the relevant waveforms are illustrated in Fig. 11c.
2 The normal signal with source 1101 operating properly is signal 1117. The detection
3 threshold is signal 1119. Signal 1118 is the detection signal with one phase of source
4 1101 faulted by opening switch 1102. As can be clearly seen, the detection time should
5 be zero, as the detection signal 1118 is below DC reference 1119 for all times when
6 source 1101 is faulted.

7 Another detection circuit is illustrated in Fig. 12. The circuit comprises three
8 phase delta connected source 1201. Source 1201 is input into differential amplifiers 1204
9 to isolate the individual phase voltages. The isolated voltages are then input into
10 squaring circuits 1203, and the squared signals are summed by summing amplifier 1208a.
11 The isolated voltages are then parallel fed into differentiator circuits 1209, and the output
12 of the differentiator circuits are input into squaring circuits 1203', and the squared
13 derivative signals are summed by summing amplifier 1208b. The summed squared
14 signals are added to the scaled sum of the squared differentiator signals by summing
15 amplifier 1208. Scaling is performed by variable mixer 1210, which operates in
16 conjunction with variable DC source 1211. The summed signal output of summing
17 amplifier 1208 is input into comparator 1205, which also receives an input from constant
18 DC reference source 1206. If the output of summing amplifier 1208 is less than the
19 reference source voltage, the comparator generates a logical high signal, indicating a
20 failure of AC source 1201.

21 The circuit illustrated in Fig. 12 is similar to the circuit disclosed in Fig. 11 but
22 operates by squaring the voltage signals rather than rectifying them. The relevant
23 waveforms for the circuit of Fig. 12, with the ratio of quadrature signal to unshifted
24 signal of 4 to 1, are illustrated in Fig. 12a. Signal 1212 is the output of summing
25 amplifier 1208 with source 1201 normal. Signal 1213 is the detection threshold, which
26 corresponds to the DC voltage of reference source 1206. Signal 1214 is the detection
27 signal output of summing amplifier 1208 with one phase of source 1201 faulted by
28 opening switch 1202. A failure will be detected when the value of signal 1214 is below
29 reference voltage level 1213. The worst case detection time will occur when the failure
30 occurs at point 1215, *i.e.*, right after the level of signal 1214 has risen above the detection
31 threshold. The failure will not be detected until the signal again drops below detection

1 threshold 1213, *i.e.*, at 1216. The time interval between these two may be calculated as
2 0.205 cycles.

3 The detection time may be adjusted by adjusting the ratio of quadrature signal to
4 unshifted signal, which is accomplished by adjusting variable voltage DC source 1211.
5 The optimum ratio of quadrature signal to unshifted signal may be determined
6 mathematically as 0.713053, which results in zero detection time as illustrated in Fig.
7 12c.

8 Fig. 13 illustrates another circuit that may be used for three phase voltage failure
9 detection. In the circuit of Fig. 13, both the three phase signals and the quadrature signals
10 are full-wave rectified. The circuit comprises three phase delta connected source 1301,
11 which inputs into differential amplifiers 1304a, 1304b and 1304c, which isolate the three
12 individual phase voltages. The three individual phase voltages are input into three phase
13 bridge rectifier 1303b, which outputs into differential amplifier 1304d, which generates a
14 DC signal referenced to ground. The isolated three phase signals generated by
15 differential amplifiers 1304a, 1304b and 1304c are also input into differentiation circuits
16 1309. The output of the differentiator circuits, *i.e.*, the derivatives of the isolated signals
17 are input into three phase bridge rectifier 1303a. The output of three phase rectifier
18 1303a is input into differential amplifier 1304c, which produces a signal referenced to
19 ground. The now ground-referenced rectified derivative signal is passed through variable
20 mixer circuit 1310 and into summing amplifier 1308, where it is added to the rectified
21 full-wave three phase signal produced by differential amplifier 1304d. The ratio of
22 rectified derivative signal to rectified signal is controlled by mixer 1310, which is
23 controlled by the DC voltage of variable DC source 1311. The output of summing
24 amplifier 1308 is then input into comparator 1305, which also receives an input from DC
25 reference source 1306. If the output of summing amplifier 1308 is less than the value of
26 DC reference source 1306, then the output 1307 of comparator 1305 goes high, indicating
27 a failure of source 1301.

28 The relevant waveforms for the circuit illustrated in Fig. 13 are illustrated in
29 Fig. 13a. Voltage signal 1312 is the output of summing amplifier 1308 with the ratio of
30 quadrature signal to normal signal of 1 to 1. DC voltage signal 1313 is the voltage failure
31 detection threshold level, which corresponds to the voltage of DC reference source 1306.

10067139-10301
T02307-6672901

1 Voltage signal 1314 is the output of summing amplifier 1308 when a failure of source
2 1301 is simulated by opening switch 1302. As discussed above, the worst case detection
3 time will result when the failure occurs at the time when the detection signal rises above
4 the level of the reference source, illustrated at point 1315. The failure will not be
5 detected until the detection signal 1314 again drops below detection threshold 1313,
6 which occurs at point 1316.

7 Another method compromises between delay time and noise rejection by using an
8 all-pass filter to generate the quadrature signal instead of a differentiator (slope-detector)
9 is illustrated in Fig. 14. The circuit comprises AC voltage source 1401, which inputs into
10 full-wave rectifier 1403b. The rectified output is input into summing amplifier 1408.
11 The voltage signal from source 1401 is also input into all-pass phase shifter 1404, which
12 shifts the phase angle of the waveform by 90 degrees. The 90-degree shifted waveform is
13 then input into full-wave rectifier 1403a. The rectified quadrature waveform is then input
14 into summing amplifier 1408, where it is summed with the rectified line voltage. The
15 summed signals are then input into comparator 1405, which has as an input DC reference
16 source 1406. A line failure signal, i.e., a logical high, is generated at the output 1407 of
17 comparator 1405 if the output of summing amplifier 1408 is less than the DC value of
18 reference source 1406.

19 This circuit does not have the noise problem of the differentiator method since an
20 all-pass filter has a flat frequency response. Operation of the circuit is complicated by the
21 transient response of the all-pass filter. Unlike a low-pass filter, the all-pass filter
22 responds instantaneously to a change on the input but the response is more complicated
23 than a differentiator. The response to a step function is instantaneous but in the wrong
24 direction; then over time it decays, crosses zero, and then ends up in the right direction.
25 The result is that the delay is zero at either the peak or zero-crossing of the waveform and
26 is worst case at a point half way between, at 135 degrees. But even at this point, the
27 delay is only about 1.2 milliseconds for a circuit set up for 50 or 60 Hz.

28 It turns out by using empirical simulations that the all-pass is a better compromise
29 between noise and speed than the differentiator followed by a low-pass filter. Also, a
30 rectifying scheme works better than squaring with the all-pass approach.

1 In summary, the advantages of this method include: fast sensing time (0.066
2 cycles), good noise rejection, very simple and cheap circuit, no firmware or CPU
3 required, and same circuit works at either 50 or 60 Hz without any modifications. The
4 latter most feature is accomplished by actually designing it for 55 Hz, giving a negligible
5 and equal error in the all-pass filter at either 50 or 60 Hz.

6 Additional modification and adaptations of the present invention will be obvious
7 to one of ordinary skill in the art, and it is understood that the invention is not to be
8 limited to the particular illustrative embodiments set forth herein. It is intended that the
9 invention embrace all such modified forms as come within the scope of the following
10 claims.

REFERENCES

1
2
3
4
5
6
7

The following references, to the extent that they provide exemplary procedural or other details supplementary to those set forth herein, are specifically incorporated herein by reference.

10067139-102204